Attorney Locket No.: M-8792 US

WHAT IS CLAIMED IS:

100 A 34

8 9

10

11

1

2

3

4

1

2

3

4

1

2

1. A computing system comprising of:

a processor with various power state conditions, wherein the processor performs at a selectable operating mode;

a north-bridge controller;

a south-bridge controller;

a clock;

7 a power supply; and a

a logic device interfaced to the processor, the north-bridge controller; the south-bridge controller; the clock; and the power supply; whereby the logic device asserts a transition to a different operating mode on the processor while the processor is in a deep sleep power state and upon transition back to operating power state the clock provides a frequency and the power supply provides a voltage matched to the different operating mode.

2. The computing system of claim 1 wherein the logic device monitors a reset condition of the processor, waits for reset to be de-asserted and asserts a performance mode transition.

3. The computing system of claim 1 wherein the logic device passes transition signals from the north-bridge controller to the processor, the transition signals placing the processor in a deep sleep power state and asserting a performance mode transition.

4. The computing system of claim 1 wherein the logic device passes transition signals from the north-bridge controller to the processor, the transition signals placing the processor in a deep sleep power state and asserting a performance mode transition.

5. The computing system of claim 1 wherein the logic device asserts the transition during the normal processor power up sequence.

683530 v3

Client Reference No.: DC-02355mpk

-21-

1	6.	The computing system of claim 1 wherein the ogic device asserts the
2	transition following the processor first read only memory (ROM) access.	
1	7.	The computing system of claim 1 further comprising:
2	a men	nory;
13	a men	nory controller; and
4	a power management controller, wherein the logic device interfaces to the	
5		memory, the memory controller, and the power management
6		controller, the logic device performs a suspend to random access
7		memory (RAM) transition keeping power on to the memory, the
8		memory controller, and the power management controller and turning
9		power off and resetting the remaining computing system and processor
10		context is stored in memory, whereby the logic device places the
11		processor in a deep sleep state.
1	8.	The computing system of claim 7 further comprising:
2	a basic input output system (BIOS) that indicates to the logic device that a suspend to	
3	RAM transiti	on will occur.
	·	
1	9.	The computing system of claim 7, wherein the logic device blocks a
2	reset on the re	emaining computer system and allows a reset on the processor.
1	10.	The computer system of claim 9 further comprising:
2	a basic input output system (BIOS) that indicates to the logic device that a suspend to	
3	RAM transiti	on will occur.
1	11.	A method of transitioning a processor having various power state
2	conditions wherein the processor operates a selectable operating mode, the method	
3	comprising:	
4	passing control signals from a north-bridge controller capable of placing the	
5		processor in a deep sleep state and transitioning the processor into a

683530 v3 Client Reference No.: DC-02355mpk

different operating mode.

6

4

5 6

1

2

1

2

1	12. A method of transitioning a processor having various power state
2	conditions wherein the processor operates a selectable operating mode, the method
3	comprising:
4	passing control signals from a south-bridge controller capable of placing the
5	processor in a deep sleep state and transitioning the processor into a
2	different operating mode.

1 13. A method of transitioning a processor having various power state 2 conditions wherein the processor operates a selectable operating mode, the method 3 comprising:

waiting for the processor to reach a reset state;

resetting the processor; and

asserting a performance mode change on the processor.

- 14. The method of claim 13 wherein asserting a performance mode is during normal processor power up sequence.
- 15. The method of claim 13 wherein asserting a performance mode is during processor read only memory (ROM) access.

683530 v3

Client Reference No.: DC-02355mpk